PLECS 3.7 Online Help

STM32 F4 Timer Output Configurator

Purpose

Helper block for generation of OCxM and CCER registers.

Library

Processor in the Loop / Peripherals / STM32 F4 / Timer

Description

pict

This block generates the decimal value for the Output Compare mode register cells (OCxM) and the Capture Compare Enable register (CCER) based on the configuration of the mask parameters.

Parameters

Output Compare Mode

Register cells for configuration of output channels 1-4

OC1M
Output Compare mode for output channel 1.
OC2M
Output Compare mode for output channel 2.
OC3M
Output Compare mode for output channel 3.
OC4M
Output Compare mode for output channel 4.

Compare Enable Register

Control of output stage and signal polarity

CCxE
Activates output enable circuit for channel x.
CCxNE
Activates output enable circuit for complementary channel x.
CCxP
Controls polarity of channel x.
CCxNP
Controls polarity of complementary channel x.